UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/535,755	05/19/2005	Juergen Schroeder	DE02 0279 US	7822
65913 NXP , B.V.	7590 01/04/201	0	EXAMINER	
NXP INTELLE	ECTUAL PROPERTY	WRIGHT, BRYAN F		
M/S41-SJ 1109 MCKAY DRIVE SAN JOSE, CA 95131			ART UNIT	PAPER NUMBER
			2431	
			NOTIFICATION DATE	DELIVERY MODE
			01/04/2010	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

	Application No.	Applicant(s)				
	10/535,755	SCHROEDER ET AL.				
Office Action Summary	Examiner	Art Unit				
	BRYAN WRIGHT	2431				
The MAILING DATE of this communication a Period for Reply	appears on the cover sheet with the	correspondence address				
A SHORTENED STATUTORY PERIOD FOR REF WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory perion - Failure to reply within the set or extended period for reply will, by sta Any reply received by the Office later than three months after the may earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATIO 1.136(a). In no event, however, may a reply be ti iod will apply and will expire SIX (6) MONTHS fron tute, cause the application to become ABANDON	N. imely filed in the mailing date of this communication. ED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 9/						
						
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
 4) Claim(s) 1-14 is/are pending in the applicating 4a) Of the above claim(s) is/are with descriptions. 5) Claim(s) is/are allowed. 6) Claim(s) 1-14 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and 	Irawn from consideration.					
Application Papers						
9)☐ The specification is objected to by the Examiner.						
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.						
Applicant may not request that any objection to t	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11)☐ The oath or declaration is objected to by the	Examiner. Note the attached Office	e Action or form PTO-152.				
Priority under 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachment(s) 1)	4) ☐ Interview Summar					
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	Date Patent Application					

Application/Control Number: 10/535,755 Page 2

Art Unit: 2431

DETAILED ACTION

1. This action is in response to amendment filed 8/31/2009. Claims 1-14 are pending.

Claim Rejections - 35 USC § 101

35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

2. Claims 1-14 are rejected under 35 U.S.C. 101 because the claimed invention lacks patentable utility. The Examiner contends applicant's claimed invention is directed towards controlling program logic on a microcontroller, specifically, executing programmatic behavior step. Once the execution of the programmatic behavior step occurs, no tangible output is produce. The Examiner respectfully submits transitioning thru programmatic behavior steps without producing a tangible result lacks utility. While the cited prior art teaches the same capability, each art is directed towards a utility.

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

3. Claims 12 and 13 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. Examiner contends applicant's claim limitation element as amended, "wherein the one of the different instruction sequences is located at the program address" lacks support within the original disclosure.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of

35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

- 4. Claims 1-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cohen (EP 0690370 A2) in view of Anderson et al. (US Patent Publication No. 2003/0084336 and Anderson hereinafter).
- 5. As to claim 1, Cohen teaches a microcontroller the programming of which is carried out in at least one machine-dependent assembler language in which the assembler commands, with the exception of conditional program jumps or program branches (i.e., robust jump [pg. 9, 10- 25]), respectively, can be executed independently of data, comprising at least one random number generator (i.e., pseudo random generator [Cohen, claim 10]) assigned to the microcontroller can be executed (Cohen, claim 10), by means of which the program jumps and program branches (i.e., robust jump [Cohen, claim 9]) are executed in dependence on the state of the random number generator and independently of the internal state of the programming of the microcontroller value prior to ending the instruction (i.e., ... teaches condition bit and Request Jump parameter to robust jump program [pg. 9, 10-25] such that both parameter are derived by a pseudo random generator signal [Cohen, claim 10]).

Page 5

Art Unit: 2431

Cohen does not expressly teach the use of a Random Number Generator (RNG) for purposes of microcontroller activity (e.g., controlling a Jump Condition).

However, the feature using a random number generator to control microcontroller activity was ready available and was well known in the art at the time of applicant's original filings and would have been an obvious modification of the system disclosed by Cohen as introduced by Anderson. Anderson discloses the use of a RNG for control of microcontroller activity (e.g., controlling a Jump Condition with in the microcontroller) (to provide microcontroller architecture such that the internal activities of the microcontroller are controlled by a RNG [par. 23]).

Therefore, given Anderson's ability to control microcontroller activity using programmatic behavior steps, a person having ordinary skill in the art at the time of the invention would have recognized the desirability and advantage of modifying Cohen to enhance the security and speed of performing the steps thereby enhancing the microcontroller's activity by employing the well known feature of a microcontroller utilizing random number generation means to control behavior steps disclosed above by Anderson.

6. As to claim 2, Cohen teaches a microcontroller, characterized by at least one, in particular bit-addressable (i.e., a 8-bit addressable register [fig. 6]), random number register (i.e., load clock division register) assigned to the random

number generator (i.e., .. teaches a pseudo random number generator [Cohen, claim 10] controlled by a clock division register [430, fig. 4]).

- 7. As to claim 3, Cohen teaches a microcontroller, characterized by an embodiment as a smartcard controller smartcard controller including the microcontroller of claim 1 (i.e., ... teaches a smart card is inherently a microprocessor [pg. 4, lines 40-45]).
- 8. As to claim 4, Cohen teaches a electrical or electronic device controlled by means of at least one microcontroller (i.e., teaches a microcode controller [pg. 5, lines 20-25]).
- 9. As to claim 5, Cohen teaches a method for processing the programming of a microcontroller executed in at least one machine-dependent assembler language, the assembler commands, with the exception of conditional program jumps or branches (i.e., teaches a robust jump conditional program [pg. 9, lines 10-25]), being executed essentially independently of data, characterized in that the program jumps or program branches (i.e., robust jump [Cohen, claim 9]) are executed in dependence on the state of at least one random number generator and/or independently of the internal state of the programming of the microcontroller (i.e., ...teaches a random generator operable to generate a signal to execute instruction [Cohen, claim 10] ... further teaches control algorithm [pg. 12, lines 5-50]).

Cohen does not expressly teach the use of a Random Number Generator (RNG) for purposes of microcontroller activity (e.g., controlling a Jump Condition).

However, the feature using a random number generator to control microcontroller activity was ready available and was well known in the art at the time of applicant's original filings and would have been an obvious modification of the system disclosed by Cohen as introduced by Anderson. Anderson discloses the use of a RNG for control of microcontroller activity (e.g., controlling a Jump Condition with in the microcontroller) (to provide microcontroller architecture such that the internal activities of the microcontroller are controlled by a RNG [par. 23]).

Therefore, given Anderson's ability to control microcontroller activity using programmatic behavior steps, a person having ordinary skill in the art at the time of the invention would have recognized the desirability and advantage of modifying Cohen to enhance the security and speed of performing the steps thereby enhancing the microcontroller's activity by employing the well known feature of a microcontroller utilizing random number generation means to control behavior steps disclosed above by Anderson.

10. As to claim 6, Cohen teaches a method, characterized in that the random number generated by the random number generator read via software via

registers (i.e., clock division register) and the random number read is then evaluated with a conditional program jump or branch (i.e., ... teaches a requested jump parameter read into robust jump program [pg. 9, lines 10-15]).

- 11. As to claim 7, Cohen teaches a method, characterized in that, if at least one, in particular bit-addressable (i.e., 8 bit-address register [300, fig. 5]), random number register (i.e., clock division register) is present, testing per bit of the random number register and a conditional jump or branch is carried out (i.e., ... teaches logic for carrying out the conditional jump [pg. 9, 10- 25]).
- 12. As to claim 8, Cohen teaches a method, characterized by the implementation of at least one assembler command ("branch on random bit"), a defined bit of the random number register (i.e., clock division register) being supplied, in particular directly, to a condition input for the conditional jump or branch [pg. 9, lines 10-25].
- 13. As to claim 9, Cohen teaches a method, characterized in that at least one Arithmetic Logic Unit (ALU) flag controlling the conditional jumps or branches is replaced (i.e., instruction decoder), in particular via the software, by at least one bit of the random number register (i.e., clock division register), so that the conditional jumps or branches corresponding to the bit of the Arithmetic Logic Unit are controlled by the bit of the Random Number Register (i.e., ...teaches a instruction decoder providing input to perform the robust jump [460, fig. 7] ...

further teaches Condition Bits parameter for control logic of the conditional jump [pg. 9, 10-15]).

- 14. As to claim 10, Cohen teaches a use of a microcontroller for completely concealing the programming running on the microcontroller, so that at least one program running on the microcontroller is unpredictable and non-reproducible for an external observer (i.e., ... teaches a execution unit containing programming logic [74, fig. 4]).
- 15. As to claim 11, Cohen teaches microcontroller comprising: a central processing unit; a memory accessible to the central processing unit, wherein the memory comprises instructions and wherein the central processing unit is configured for: accessing the instructions, wherein the instructions comprise different instruction sequences for accomplishing a same desired action and where each instruction sequence produces a same result value for a same input value (i.e., ... teaches a sequence of computer instruction [pg. 10- 14]);

receiving a random number associated with an instruction sequences (i.e., ...teaches pseudo-random generator generating a signal to control instruction [Cohen, claim 10];

receiving the same input value (i.e., ... teaches receiving duplicate input signals [10, fig. 2]);

and executing the one of the different instruction sequences associated with the random number using the same input value to produce the same result

(i.e., ...teaches executing the instruction base on a signal from a pseudo random generator [claim 10].

Cohen does not expressly teach the use of a Random Number Generator (RNG) for purposes of microcontroller activity (e.g., controlling a Jump Condition).

However, these features are well known in the art and would have been an obvious modification of the system disclosed by Cohen as introduced by Anderson. Anderson discloses the use of a RNG for control of microcontroller activity (e.g., controlling a Jump Condition with in the microcontroller) (to provide microcontroller architecture such that the internal activities of the microcontroller are controlled by a RNG [par. 23]).

Therefore, given Anderson's ability to control microcontroller activity using programmatic behavior steps, a person having ordinary skill in the art at the time of the invention would have recognized the desirability and advantage of modifying Cohen to enhance the security and speed of performing the steps thereby enhancing the microcontroller's activity by employing the well known feature of a microcontroller utilizing random number generation means to control behavior steps disclosed above by Anderson.

16. As to claim 12, Cohen teaches microcontroller where the instructions further comprise a jump instruction (i.e., robust jump [pg. 9]) subject to a

condition which if true directs the central processing unit to a program address (i.e., ... teaches jump instruction to machine locations [Cohen, claim 9]), where the one of the different instruction sequences is located at the program address (i.e., ...teaches location, and wherein the random number is associated with the instruction sequence via the program address [Cohen, claims 9]).

- 17. As to claim 13, Cohen teaches microcontroller where the instructions further comprise a jump instruction (i.e., robust jump [pg. 9]) subject to a condition which if true directs the central processing unit to a program address (i.e., ... teaches jump instruction to machine locations [Cohen, claim 9]), wherein the one of the different instruction sequences is located at the program address (i.e., ... teaches mapping scheme for controlling microcontroller activities [abstract]), and wherein the random number is associated with the one of the different instruction sequences via the condition (i.e., ... teaches a pseudo random generator operable to generated a signal to control instruction [claim 10]).
- 18. As to claim 14, Cohen teaches microcontroller where the random number (i.e., random number signal [Cohen, claim 10]) is generated by a random number generator (i.e., teaches a pseudo random generator) assigned to the microcontroller [Cohen, claim 10].

Response to Arguments

112th 1st Remarks - Claims 12 and 13

The Examiner finds applicant remarks to be non-persuasive. The Examiner contends the cited specification does not mention the limitation element "program address". It simply states a program sequence can be selected using a random number generator. The examiner maintains the rejection.

103 Remarks - Claims 1-14

With regard to applicant's remarks concerning "lack of prima facie obviousness" and "improper combination", the Examiner contends Cohen teaches the use of a programmatic microcontroller with behavior steps to control microcontroller activity. Additionally, Anderson teaches the same however Anderson provides the further capability of using a random number generator to enhance the control and security for executing the behavior steps in the microcontroller. The Examiner contends it would have obvious to those skilled in the art to perform the modification in order to enhance the performance and security of Cohen's microcontroller activity.

Contact Information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to BRYAN WRIGHT whose telephone number is

(571)270-3826. The examiner can normally be reached on 8:30 am - 5:30 pm Monday -Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, William Korzuch can be reached on (571) 272-7589. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/BRYAN WRIGHT/ Examiner, Art Unit 2431

/William R. Korzuch/ Supervisory Patent Examiner, Art Unit 2431